



# SILEGO

# SLG6M6001V

## CurrentPAK™

### Ultra-small 3.8 mΩ, 10 A, NVM Programmable Power Switch with Current Sense


### General Description

The SLG6M6001V is a 3.8 mΩ 10 A programmable, single-channel load switch that is able to switch 1 to 5 V power rails. A noise tolerant analog current mirror signal is provided for high-accuracy reporting over the full load range. The product is packaged in an ultra-small 2 x 3 mm package.

### Features

- 2 x 3 mm STQFN 18L FC package (6 fused pins for drain and 6 fused pins for source)
- Logic level ON pins able to support 1.05 V CMOS Logic
- 3.8 mΩ RDS<sub>ON</sub> while supporting 10 A
- Discharges load when off
- Two Over Current Protection Modes (Short Circuit/Active)
  - Short Circuit Current Limit
  - Active Current Limit
- Over Temperature Protection
- NVM programmable configuration for Ramp Rate, Discharge, Logic Cell, Temperature Limit, and Current Limit
- High / Low Current Select
  - Automatic Switch from Low to High Current
- Current Sense Output:
  - Wide IDS current sensing range: 50 mA to 10 A
  - High Current Mode Accuracy (typ)
    - ±3% from 3A to 10A
    - ±6% from 1A to 2.9A
  - Low Current Mode Accuracy (typ)
    - ±10% from 0.1A to 1A
- Pb-Free / Halogen-Free / RoHS 6/6 compliant
- Operating Temperature (ambient): -40 °C to 85°C
- Operating Voltage: 3.0 V to 5.5 V

### Pin Configuration



**18-pin STQFN FC**  
(Top View)


### Applications

- Notebook, Tablet, and Server Power Rail Switching
- Telecommunications Equipment Power Rail Switching
- Power Rail Monitoring
- Telemetry Reporting
- Hot-swap Applications
- Over Current Protection

**Preliminary**



## Block Diagram





## Pin Description

Pin #	Pin Name	Type	Pin Description
1	ON1	Input	Programmable Logic (4 M $\Omega$ pull down resistor) CMOS input with $V_{IL} < 0.3 V$ , $V_{IH} > 0.85 V$
2	ON2/MODE	Input	ON2 or Current Mode Selection Pin Programmed by bit [2:0] = "000"  Current Mode L = High Current Mode, 10 A max(Power Up Default) H = Low Current Mode, 750 mA max
3	D	MOSFET	Drain of Power MOSFET (fused pin 3 through pin 8)
4	D	MOSFET	Drain of Power MOSFET (fused pin 3 through pin 8)
5	D	MOSFET	Drain of Power MOSFET (fused pin 3 through pin 8)
6	D	MOSFET	Drain of Power MOSFET (fused pin 3 through pin 8)
7	D	MOSFET	Drain of Power MOSFET (fused pin 3 through pin 8)
8	D	MOSFET	Drain of Power MOSFET (fused pin 3 through pin 8)
9	S	MOSFET	Source of Power MOSFET (fused pin 9 through pin 14)
10	S	MOSFET	Source of Power MOSFET (fused pin 9 through pin 14)
11	S	MOSFET	Source of Power MOSFET (fused pin 9 through pin 14)
12	S	MOSFET	Source of Power MOSFET (fused pin 9 through pin 14)
13	S	MOSFET	Source of Power MOSFET (fused pin 9 through pin 14)
14	S	MOSFET	Source of Power MOSFET (fused pin 9 through pin 14)
15	PG/FAULT#	Output, Open Drain Only	Pin 15 is a multipurpose status output pin. 10 k $\Omega$ pull up resistor recommended.  - When Pin 15 asserts high, it acts as a power good output signal. The device's VS voltage has reached 90% voltage level and the internal N-FET has fully turned on which allows max IDS current at lowest RDSON value.  - When Pin 15 asserts low, it acts as a fault# notification signal. The fault condition is dependent on Pin 2's input level.
16	IOUT	Output	Current Output. 2 k $\Omega$ (1% or better) external resistor and 1 nF external capacitor recommended.
17	GND	GND	Ground
18	VDD	PWR	VDD power for load switch control (3.0 V to 5.5 V)

## PG/FAULT# Status Table

Pin 2 (MODE)	Pin 15 (Fault#)	Device Status
L (High Current Mode)	Low	VS dropped below 90% of power rail voltage.
H (Low Current Mode)	Low	Device failed to enter low current mode. See State diagram for more details.



## Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Power Supply		--	--	7	V
T <sub>S</sub>	Storage Temperature (ambient)		-65	--	150	°C
ESD <sub>HBM</sub>	ESD Protection	Human Body Model	2000	--	--	V
W <sub>DIS</sub>	Package Power Dissipation		--	--	2.5	W
MOSFET IDS	Current from Drain to Source	Continuous	--	--	12	A
MOSFET IDS <sub>PK</sub>	Peak Current from Drain to Source	For no more than 1 ms with 1% duty cycle	--	--	16	A

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Recommended Operating Temperature

Parameter	Description	Min.	Max.	Unit
T <sub>O</sub>	Operating Temperature (ambient)	-40	85	°C

## Electrical Characteristics

Conditions: -40 °C to 85 °C (unless otherwise noted)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage	-40 °C to 85 °C	3.0	--	5.5	V
I <sub>DD</sub>	Power Supply Current	when OFF @ 25°C Leakage	--	5	TBD	μA
		when ON, no load, @ 25°C	--	300	TBD	μA
IDS	Drain to Source Current	High Current Mode	--	--	10	A
		Low Current Mode	--	--	750	mA

## MOSFET Characteristics

Conditions: -40 °C to 85 °C (unless otherwise noted)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
RDS <sub>ON</sub>	ON Resistance (High Current Mode)	T <sub>A</sub> 25°C @ 100 mA	--	3.8	4.0	mΩ
		T <sub>A</sub> 85°C @ 100 mA	--	4.0	4.3	mΩ
	ON Resistance (Low Current Mode)	T <sub>A</sub> 25°C @ 100 mA	--	30.4	--	mΩ
		T <sub>A</sub> 85°C @ 100 mA	--	32.0	--	mΩ
V <sub>S</sub>	Source Voltage		--	0	V <sub>D</sub>	V
V <sub>D</sub>	Drain Voltage		1.0	--	5.5	V



## ON/OFF Characteristics

Conditions: -40 °C to 85 °C (unless otherwise noted)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
T <sub>INIT_DELAY</sub>	Power up initiation delay*	See Timing Diagram	--	--	1	ms
T <sub>ON_DELAY</sub>	ON Logic Delay*	See Timing Diagram	--	--	500	μs
T <sub>PROG_DELAY</sub>	Programmable Delay		0	Prog.	2.5	ms
T <sub>SLEW</sub>	Programmable Slew Rate	10% to 90% V <sub>S</sub> , C <sub>L</sub> = 100 μF, R <sub>L</sub> = 20 Ω	0.5	Prog.	2.0	V/ms
T <sub>TOTAL_ON</sub>	Total on Delay	50% ON1 to V <sub>S</sub> 90%, C <sub>L</sub> = 100 μF, R <sub>L</sub> = 20 Ω	0.5	--	3	ms
T <sub>OFF_DELAY</sub>	Off Delay	50% ON1 to V <sub>S</sub> Fall, C <sub>L</sub> = 100 μF, R <sub>L</sub> = 20 Ω	--	35	TBD	μs
T <sub>PG_DELAY</sub>	PG/FAULT# Driver Assertion Delay*	Logic trigger to PG/FAULT# asserted	--	--	100	μs
T <sub>SWITCH_DLY_LH</sub>	Low Current mode to High Current Mode switch delay	50% Pin 2 to High Current Mode	--	--	5	ms
T <sub>SWITCH_DLY_HL</sub>	High Current mode to Low Current Mode switch delay	50% Pin 2 to Low Current Mode	--	--	500	μs
V <sub>IH</sub>	High Input Voltage	Pin 1 & Pin 2	0.85	--	V <sub>DD</sub>	V
V <sub>IL</sub>	Low Input Voltage	Pin 1 & Pin 2	-0.3	--	0.3	V
V <sub>OL_PG</sub>	PG/FAULT# Low Output Voltage	I <sub>OL</sub> = 1 mA, Pull Up Resistor = 10 kΩ, Pin 15	--	--	0.5	V
V <sub>REF_PG_RISE</sub>	Power Good Rising VREF comparator voltage	Programmable. V <sub>D</sub> = 1.0 to 5.0V	0.945	Prog.	4.50	V
V <sub>REF_PG_FALL</sub>	Power Good Failing VREF comparator voltage	Programmable. V <sub>D</sub> = 1.0 to 5.0V	0.8925	Prog.	4.25	V
I <sub>LIMIT</sub>	Active Current Limit (High Mode)	Programmable I <sub>LIMIT</sub> . V <sub>S</sub> > 500 mV, Pin 2 = Assert Low (High Current Mode)	6	Prog.	12	A
	Active Current Limit (Low Mode)	Programmable I <sub>LIMIT</sub> . V <sub>S</sub> > 500 mV, Pin 2 = Assert High (Low Current Mode)	0.75	Prog.	1.25	A
	Short Circuit Current Limit	V <sub>S</sub> < 500 mV	1.5	Prog.	3.0	A
I <sub>LIMIT_ACC</sub>	Current Limit Accuracy *	Current Limit Accuracy	--	--	±20	%
THERM <sub>OFF</sub>	Thermal Protection Shutoff (junction) *	Programmable, automatic shutoff temperature	85	Prog.	110	°C
THERM <sub>OFF_ACC</sub>	Thermal Sensor Accuracy *		--	--	±10	%
THERM <sub>ON</sub>	Thermal Protection turn on (junction) *	Programmable, automatic Turn on temperature	85	--	--	°C
THERM <sub>TIME</sub>	Thermal shutoff reaction time *		--	--	1.0	ms
I <sub>AS_TRIGGER</sub>	IDS Current Automatic Low Current to High Current Trigger Level		0.8	1.0	1.2	A
I <sub>BLK_HL_TRANS</sub>	IDS Current level to block illegal High current to Low Current transition		--	--	750	mA
R <sub>DIS</sub>	Equivalent discharge resistance	Programmable V <sub>S</sub> discharge resistor	75	Prog.	1500	Ω
CapSource	Source Cap	Source to GND	10	100	--	μf

\* Not 100% tested




### Current Sense Output Characteristics

Conditions: -40 °C to 85 °C (unless otherwise noted)

Parameter	Description	Conditions	Min.	Typ.	Max.	Unit
$I_{SENSE}$	IOUT (Pin 16) Output Current, FET Array High Current Mode 10 A Max	IDS = 10 A, Pin 2 (Mode) = L	--	1000	--	$\mu$ A
		IDS = 1 A, Pin 2 (Mode) = L	--	100	--	$\mu$ A
		IDS = 0.5 A, Pin 2 (Mode) = L	--	50	--	$\mu$ A
	IOUT (Pin 16) Output Current, FET Array Low Mode 750 mA Max	IDS = 0.75 A, Pin 2 (Mode) = H	--	600	--	$\mu$ A
		IDS = 0.1 A, Pin 2 (Mode) = H	--	80	--	$\mu$ A
		IDS = 0.05 A, Pin 2 (Mode) = H	--	40	--	$\mu$ A
$I_{SENSE\_ACC}$	IOUT (Pin 16) Output Current Accuracy, FET Array High Current Mode 10 A Max	IDS = 3 A to 10 A, Pin 2 (Mode) = L	--	$\pm 3$	--	%
		IDS = 1 A to 2.9 A, Pin 2 (Mode) = L	--	$\pm 6$	--	%
	IOUT (Pin 16) Output Current Accuracy, FET Array Low Mode 750 mA Max	IDS = 0.1 to 1 A, Pin 2 (Mode) = H	--	$\pm 10$	--	%

\* 2k $\Omega$  (1% or better) external resistor recommended.

### IOUT Accuracy Test Setup





## SLG6M6001V Turn ON

The normal power on sequence is first VDD, with VD only being applied after VDD is > 1 V, and then ON after VD is at least 90% of final value. The normal power off sequence is the power on sequence in reverse.

If VDD and VD are turned on at the same time, then it is possible that a voltage glitch will appear on VS before VDD achieves 1V, which is the VT of the main MOSFET. The size of the glitch is dependent on source and drain capacitance loading and the ramp rate of VDD & VD.

## SLG6M6001V Turn ON

The VS ramp follows a linear path, not an RC limitation provided the ramp is slow enough to not be current limited by load capacitance.

## SLG6M6001V Current Limiting

The SLG6M6001V has two forms of current limiting.

### 12 A Standard Current Limiting Mode (Programmable Level)

Current is measured by mirroring the current through the main MOSFET. This response is a closed loop response and is therefore very fast and current limits in less than a few micro-seconds. There is no difference between peak or constant current limit

### Temperature Cutoff


As the V(g) drops the Rds(ON) of the main MOSFET will increase, thus limiting the current, but also increasing the power dissipation of the IC. The IC is very small and cannot dissipate much power. Therefore, if a current limit condition is sustained the IC will heat up. If the junction temperature exceeds approximately 125°C (Default, Programmable), then V(g) will be brought low completely shutting off the main MOSFET. As the die cools the MOSFET will be turned back on at 100°C (Default, Programmable hysteresis).

If the current limiting condition has not been mitigated then the die will again heat up to 125°C (Default, Programmable) and the process will repeat.

## Short Circuit Current Limiting Mode

When V(S) < 500 mV, the current is limited to approximately 3 A to 1.5 A. The short circuit current limit is a NVM programmable setting. This current limit is accomplished in the same manner as the Standard Current Limiting Mode with the exception that the current mirror is 15x greater. Because the current mirror is so much larger, a 15x smaller main MOSFET current is required to generate the same V(i). If V(S) rises above approximately 500 mV, then this mode is automatically switched out.

The short circuit current limiting mode does not protect the device from a sudden short after ON. In the event of a sudden short after ON, the VS pin of the CurrentPAK will switch from 10A @ 5V to ground within few nanoseconds. During this transition, the device will incur irreversible damage due to a high voltage spike created on VD or VS pins. To prevent this damage, it is recommended to add decoupling capacitors at the VD and VS pins of the CurrentPAK, as shown below, to suppress the voltage spike on the VS and VD pins. For example, assume the power supply max output feeding into the CurrentPAK is 45A max, it is recommended to use an 8000 µF capacitor from VD to GND and a 4000 µF capacitor from VS to GND. The decoupling capacitors should be placed as close to the CurrentPAK as possible. In addition to using the large size decoupling capacitors, minimizing the inductance on PCB power and ground plane is also important to minimize the voltage spike.





### High Current Mode vs. Low Current Mode Selection

The device powers up in high current mode as the default setting. In high current mode, the max IDS is 10 A. When Pin 2 is driven from low to high, the internal power FET array shuts down the high current bank, keeping only the low current bank active, limiting max IDS to 750 mA.

Best system practice: The purpose of low current mode is to allow the system to get a more precise current sense reading when instantaneous IDS is between 50 mA to 750 mA. In low current mode, the IOUT (pin 16) output scales up by 8 times to produce a higher current level reading. If the system does not need precise current reading at low IDS, it is recommended to stay in high current mode at all times by tying MODE (pin 2) to GND. *NOTE:* this recommendation is only applicable when one of the two "H/L Select" options is selected from the ON Logic Functions pull-down menu in the GUI.

The load switch can only switch to low current mode when instantaneous IDS is less than  $I_{BLK\_HL\_TRANS}$ . If the device attempts to switch to low current mode while the instantaneous IDS is higher than  $I_{BLK\_HL\_TRANS}$ , the device's internal control logic will block this operation. The device keeps the FET array in high current mode to prevent any system failures. The device also asserts FAULT# (Pin 15) low to notify the system that the attempt to switch to low current mode has failed.

If the IDS current increases above  $I_{AS\_TRIGGER}$ , the device automatically switches back to high current mode by turning on all banks of the FET array. The auto switch delay time is  $T_{SWITCH\_DLY\_LH}$  (5 ms max).

### Discharge Resistor Function

An integrated discharge resistor has a programmable value (see table below) that will engage to discharge V(S) anytime a turn-off is initiated, whether by deassertion of enable(s) or inception of over temperature protection.





## Programmable NVM Settings

### ON1 and ON2 Pin Configuration

ON1 and ON2 pins are inputs to a small NVM programmable logic cell "PLC".

Bits [2:0]	ON Logic Functions
000*	Pin1 = ON1 Pin2 = H/L Select, No Delay
001	ON1 AND ON2
010	ON1 OR ON2
011	ON1 XOR ON2
100	Pin1 = ON1 NOT Pin2 = H/L Select, No Delay
101	ON1 NAND ON2
110	ON1 NOR ON2
111	ON1 XNOR ON2

Bits [5:3]	Turn ON Delay Functions
000*	0 ms Delay ON1
001	2.5 ms Delay ON1
010	5 ms Delay ON1
011	50 ms Delay ON1
100	0 ms Delay ON2
101	2.5 ms Delay ON2
110	5 ms Delay ON2
111	50 ms Delay ON2

\* Denotes Power Up Default

Note: Delay table not applicable to device turn off.

### Power On Ramp Options

The Power On Ramp Options are NVM programmable via the followings bits.

Bits [7:6]	Ramp Options ( $V_D$ of 3.3V)	Tolerance	
		Typ	Max
00*	2 ms linear ramp from output of programmable logic cell "PLC" to 90% of $V_D$ assuming < 500 $\mu$ s delay from PLC out to start of ramp	1.6 V/ms	2.0 V/ms
01	3 ms linear ramp from PLC out to 90% of $V_D$ assuming < 500 $\mu$ s delay from PLC out to start of ramp	1.2 V/ms	1.6 V/ms
10	4 ms linear ramp from PLC out to 90% of $V_D$ assuming < 500 $\mu$ s delay from PLC out to start of ramp	0.8 V/ms	1.2 V/ms
11	6 ms linear ramp from PLC out to 90% of $V_D$ assuming < 500 $\mu$ s delay from PLC out to start of ramp	0.4 V/ms	0.8 V/ms

\* Denotes Power Up Default



### Power Good Reference Settings

The Power Good feature is NVM programmable via the followings bits.

Bits [10:8]	V <sub>D</sub> [V]	Under Voltage Detect Level		Tolerance	
		PG rising on rising input	PG falling on falling input	Typical @ 25 °C	Max over PVT @ -20 to 70 °C
000*	5	4.5	4.25	±3%	±5%
001	3.3	2.97	2.805	±3%	±5%
010	2.5	2.25	2.125	±3%	±5%
011	1.8	1.62	1.53	±3%	±5%
100	1.5	1.35	1.275	±3%	±5%
101	1.35	1.215	1.1475	±3%	±5%
110	1.25	1.125	1.0625	±3%	±5%
111	1.05	0.945	0.8925	±3%	±5%

\* Denotes Power Up Default

Power Good turns on ~ 100 μs after V<sub>D</sub> = 90% of PGD comparator threshold is met.

### Discharge Settings

The discharge options are NVM programmable via the followings bits.

Bits [12:11]	Resistance [Ω]		
	Min	Typ	Max
00*	75	150	225
01	150	300	450
10	500	1000	1500
11	No Discharge		

\* Denotes Power Up Default

### Temperature Shutdown Settings

The temperature shutdown limit is NVM programmable via the followings bits.

Bits [15:13]	Temperature [°C]	Hysteresis [°C]	Tolerance
000*	125	25	±10 °C
001	135	25	±10 °C
010	110	25	±10 °C
011	100	25	±10 °C
100	85	15	±10 °C
101	125	15	±10 °C
110	--	--	--
111	Test Only		

\* Denotes Power Up Default



### Active Current Limit Settings

The Active Current Limit is NVM programmable via the followings bits.

Bits [17:16]	Current Limit [A] (High Current Mode)	Current Limit [A] (Low Current Mode)	Voltage Level of $V_S$	Tolerance
00*	12 (default)	1.5 (default)	> 500 mV	±20%
01	10	1.25	> 500 mV	±20%
10	8	1.0	> 500 mV	±20%
11	6	0.75	> 500 mV	±20%

\* Denotes Power Up Default

### Short Circuit Current Limit Level


Bits [20:18]	Current Limit [A], $V_S < 500$ mV	Short Circuit Current Limit Tolerance
000	3.0	±50%
001	2.5	±50%
011*	2.0	±50%
111	1.5	±50%

\* Denotes Power Up Default

Bits [1023:21] are reserved.



## State Diagram




### Notes:

1. Pin 2 (MODE) must stay LOW during initial power up. After the device enters High Current Mode, the system can select Low Current Mode by driving Pin 2 to HIGH level
2. This state diagram is only applicable when one of the two "H/L Select" options is selected from the ON Logic Functions pull-down menu in the GUI.




## Initialization Timing Diagram



Note: Pin 2 must stay LOW before the rising edge of Pin 1. Pin 2 can go HIGH only after  $V_S$  goes above 90%




### H->L & L->H Transition Timing Diagram





## Auto Mode Transition Timing Diagram





---


**Ordering Information**

<b>Part Number</b>	<b>Type</b>	<b>Production Flow</b>
SLG6M6001V	STQFN 18L FC	Industrial, -40 °C to 85 °C
SLG6M6001VTR	STQFN 18L FC (Tape and Reel)	Industrial, -40 °C to 85 °C





Package Top Marking System Definition








**Tape and Reel Specifications**

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
STQFN 18L FC Green	18	2 x 3 x 0.55	3,000	3,000	178 / 60	42	168	42	168	8	4

**Carrier Tape Drawing and Dimensions**

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 18L FC Green	2.25	3.3	1.1	4	4	1.55	1.75	3.5	8



**Recommended Reflow Soldering Profile**

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 3.30 mm<sup>3</sup> (nominal). More information can be found at [www.jedec.org](http://www.jedec.org).